Abstract-It is well known that multilevel converters can offer significant benefits in terms of harmonic performance and reduced switching losses compared to their two-level counterparts. However, for lower voltage applications the neutral-point-clamped inverter suffers from relatively large semiconductor conduction losses because the output current always flows through two switching devices. In contrast, the T-type multilevel inverter has less conduction losses because only a single outer loop switching device is required to connect the converter output to the upper and lower dc buses, albeit at the expense of increased switching losses since these outer switches must now block the full dc link voltage. Silicon carbide (SiC) MOSFET devices potentially offer substantial advantage in this context with their lower switching losses, but the benefit of replacing all switching devices in a T-type inverter with SiC MOSFETs is not so clear-cut. This paper now explores this issue by presenting a detailed comparison of the use of Si and SiC devices for a three-level T-type inverter operating in grid-tie applications. The study uses datasheet values, switching loss measurements, and calibrated heat sink thermal measurements to precisely compare semiconductor losses for these two alternatives for a T-type inverter operating at or near unity power factor. The results show that replacing only the dc bus connection switches with SiC devices significantly reduces the semiconductor losses, allowing either the converter power level or the switching frequency to be significantly increased for the same device losses. Hence, the use of SiC MOSFETs for T-type inverters can be seen to be an attractive and potentially cost-effective alternative, since only two switching devices per phase leg need to be upgraded.
most significant with a total global capacity of 177 GW in 2014 [1] . In the residential sector, single-and three-phase PV systems are widely used and are typically grouped into systems with and without galvanic isolation. The latter approach has the particular benefits of higher efficiency, higher power density, and lower cost due to the absence of the transformer [2] , which are important design criteria for low cost PV systems. Recent studies [2] [3] [4] have compared in detail two-and three-level inverter topologies based on semiconductor losses and filter considerations, and have identified that in particular for higher switching frequencies, three-level inverter topologies can have lower semiconductor losses than their two-level counterparts because each switching event needs only commutate half the dc link voltage at each transition [3] , [4] . Furthermore, since the ac output of a three-level inverter has a lower harmonic content because of its improved harmonic cancellation [5] , significant size reductions of the ac filter components are possible [3] .
Of the various three-level inverter topologies available, the most mature configuration is the neutral-point-clamped (NPC) inverter [6] , which has been intensively researched since its introduction in 1981. The particular benefit of this converter is that it can be realized with semiconductor devices that need to block only half the dc link voltage. However, while this reduces switching losses [4] , the topology suffers from higher conduction losses and an uneven device loss distribution because current must always flow through two semiconductor devices [7] , [8] . A more recent alternative is the T-type inverter [9] , [10] , which achieves the same converter harmonic output performance but only requires a single switch to connect its output to the upper and lower dc buses. However, the T-type topology must consequently use semiconductors with higher voltage ratings for its outer switches since they now have to block the full dc link voltage, which means that its semiconductor switching losses are generally higher compared to a NPC converter at the same switching frequency [4] . Thus, the choice of switching frequency becomes a crucial parameter in selecting between a NPC and T-type inverter for any particular application [4] . Essentially, T-type inverters have lower semiconductor losses at lower switching frequencies because of their reduced conduction losses, while NPC inverters become more advantageous at higher switching frequencies where switching losses become more significant.
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loss benefit of optimized discontinuous modulation [9] can be traded off against its increased ac output harmonic content [5] .
Another alternative is to replace the Si diodes in the inner bidirectional path with SiC diodes to reduce reverse recovery losses [11] or to use wide bandgap (WBG) switching devices in the inner bidirectional path to reduce conduction and switching losses [12] . However, further work has identified that the primary limiting factor for efficient high switching frequency operation at unity power factor (as is generally required for residential PV inverter systems [13] ) are still the switching losses in the dc bus connection switches [11] . Leuenberger and Biela [14] compare an optimally designed hard switched SiC-based T-type inverter against an optimally designed zero-voltage-switching T-type inverter, and conclude that the latter solution can only slightly increase the system efficiency at the cost of considerably more complexity. Essentially, the focus of most approaches to date has been to attempt to work around the basic T-type inverter switching frequency limitation, which is that the outer dc bus connection switches have higher switching losses compared to a NPC inverter because they must have higher voltage rating to block the full dc link voltage. This paper now presents the investigation results for the more direct approach of simply replacing the T-type inverter outer switch 1200-V Si IGBTs (higher switching loss) with 1200-V SiC MOSFETs (lower switching loss). Of course the loss reduction advantages in principle of SiC devices compared to Si devices are already well established [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] , but their benefit in the context of a T-type inverter is not so clear-cut. This is because while the outer switches of a T-type inverter must be rated to block the full dc link voltage, they only commutate at half the dc link voltage when actively switching. Thus, their switching losses are substantially reduced compared to their normal rated operating conditions and hence analysis is required to determine the level of benefit to be gained by moving to SiC devices in this context. Furthermore, since one phase leg of the T-type topology comprises of four active switching devices, it may lead to the misconception that an upgrade of all active devices to SiC is necessary to achieve efficient high frequency operation of the converter irrespective of the converter operating point. In these terms, the most commonly reported methodology of validating potential loss benefits on a topological or semiconductor level is to measure overall converter efficiency by means of electrical input and output power measurements using a power analyzer or digital oscilloscope. However, it can be challenging to get accurate results with this approach for high efficiency converters [27] [28] [29] because of the difficulty of measuring the high speed pulse width modulated voltages and currents of the converter with adequate precision, and overall converter losses (including losses in the dc link capacitor bank as well as the ac output filter) are obtained rather than semiconductor losses only.
Due to the aforementioned reasons, this paper presents a comprehensive loss analysis for the T-type structure and investigates the potential benefits of using next generation switching devices targeting a typical single phase residential PV inverter application. This paper furthermore presents an alternative loss validation methodology that enables direct access to the semiconductor device losses alone while actively operating in T-type inverter context. Using a carefully cali- 
brated heat sink, semiconductor device losses can be obtained and thereby potential benefits of upgrading the converter to SiC evaluated. Fig. 1(a) shows the basic structure of one phase leg of a threelevel T-type inverter, comprising a HV dc link with split bulk capacitors, four switching devices, four diodes, and an ac filter to obtain the target ac output voltage. The converter switches are operated as the complementary pairs S 1 /S 3 and S 2 /S 4 in accordance with Table I to achieve the required switched output voltages of +V DC /2, 0 and −V DC /2 that produce a three-level ac output voltage. Note that the switching states shown in Table I achieve the same switched output voltages as an NPC inverter (i.e., switch S 1 is closed to achieve a positive output voltage, S 2 or S 3 needs to be closed for a zero output voltage, and switch S 4 is closed for a negative output voltage) even though the detail switch usage is different for the two converter topologies. Fig. 1(b) shows the switch commands created when the converter is controlled using the optimum phase disposition (PD) pulse width modulation (PWM) strategy [30] , [31] , where the characteristic discontinuous operation of the two switch pairs can be clearly seen. Fig. 2(a) -(c) presents a more detailed illustration of the switching transition between the zero output state and the positive output state for unity power factor operation during the fundamental positive half cycle. During the zero output state, the positive output current flows from the midpoint M through diode D 2 and switch S 2 to the load as shown in Fig. 2(a) , and the voltages blocked by switches S 1 and S 4 are both V DC /2. Switch S 1 then turns ON to create the positive output state, commutating the output current from D 2 /S 2 to S 1 against an off-state voltage of V DC /2 with associated switching losses, as shown in Fig. 2(b) . Outer switch S 4 now blocks a voltage of V DC , depicted in Fig. 2(f) . This cycle repeats throughout the fundamental positive half cycle as shown in the left-hand side of Fig. 2(c) . By symmetry, a similar switching process occurs during the fundamental negative half cycle as shown in Fig. 2(d) -(f), with a switching commutation between D 3 /S 3 and S 4 against an off-state voltage of V DC /2, and with switch S 1 alternately blocking a voltage of V DC /2 and V DC as the output voltage changes from zero to negative, as shown in Fig. 2(c) . Thus, outer switches S 1 and S 4 must have a voltage blocking rating in excess of V DC , even though their commutation switching voltage is only V DC /2. This complicates their overall loss calculation since their on-state voltages will be typically higher than a lower voltage-rated device [3] , but their switching losses need to be determined at only half their rated voltage because of the operating sequence described above. In contrast, the inner switches S 2 and S 3 see only a reduced voltage blocking rating of V DC /2 with corresponding lower forward conduction losses [3] . Also, since these switches do not have to commutate current when operating at unity power factor, they will have negligible switching losses irrespective of the type of switching device used. Furthermore, even with a near unity load power factor, their switching losses will still be quite small since they are commutating only low magnitude currents close to the fundamental current zero crossing transition.
II. T-TYPE INVERTER DESCRIPTION AND DEVICE SELECTION
Since for a typical residential PV system the dc link voltage can reach up to 1000 V, 1200-V rated devices are required for the outer switches S 1 and S 4 for a T-type inverter operating in this application, while 600-V semiconductor devices are adequate for the inner parallel-connected devices D 2,3 and S 2,3 . Among the various switching devices to date, IGBTs have found commonplace usage within power converter systems operating at voltages in the range of 1000 V and currents of several amperes because of their relatively low on-state voltage compared to a Si FET device, whose specific on-resistance is proportional to the square of the breakdown voltage V B according to [32] 
(
An IGBT' s drawback, however, is its slower switching capability due to its bipolar output characteristic. This is illustrated in Fig. 3 (a) and (b), which show forward voltages and switching energies of several IGBT devices from different manufacturers, and that are optimized for either low switching energies or low saturation voltage. All devices are in the 1200 V range and have a similar current capability for a fair comparison, and it can be noted that switching loss optimized devices have the tendency to show larger forward voltages, thereby trading off their lower switching losses in a converter operating context against larger conduction losses. In this context, SiC-based semiconductors are an attractive alternative combining low on-resistance and low switching energies, as demonstrated in Fig. 3 (c) and (d) showing forward voltages and switching energies for several available 1200-V SiC FET devices (either through distribution channels or as samples). With the investigation of several stateof-the-art Si IGBTs, the choice between an IGBT optimized for low switching losses or low saturation voltages for the study was made on the following basis. Since a T-type inverter typically switches at a relatively low switching frequency, and the outer devices also only need to commutate current at less than half their rated voltage as previously described, an IGBT showing a good compromise between switching energies and forward voltage was selected as the more appropriate alternative for the comparison against the SiC MOSFET presented in this paper. The choice of semiconductor devices is listed in Table II , suiting a typical residential single phase PV inverter system connected to the low voltage grid, i.e., 230 V/50 Hz, and operating at a nominal output power of 1.5 kW (approx. 10 A peak current) with a 20% overload capacity and a conservative 30-40% de-rating factor for long life reliability. Also, SiC devices were used for all diodes to minimize the influence of reverse recovery charge on the switching device loss evaluation.
III. LOSS EVALUATION OF SI AND SIC SWITCHING DEVICES
Evaluation of the semiconductor loss profiles for Si IGBTs and SiC MOSFETs requires quantification of the conduction and switching characteristics for both switch families in the context of the T-type inverter application. For conduction losses, it is sufficient to use manufacturer' s datasheets which provide detailed performance data for the IGBT saturation voltages, the MOSFET R DS(on) , and the forward voltage of the anti-parallel diodes [4] . However, it is more difficult to determine the switching loss behavior of these devices from datasheets, particularly when they are operated well outside the test conditions that are used to obtain the datasheet results. Typically, switching energies need to be determined for particular operating conditions such as gate resistances, gate drive voltage, junction temperature, and different types of free-wheeling diodes [4] . Hence, to obtain a fair comparison for the switching loss behavior between Si IGBT and SiC FET devices, their switching energies were experimentally measured using the prototype T-type inverter developed for this study.
A. Conduction Losses of the S 1 and S 4 Devices
Conduction losses are determined by the voltage drop across the device and the current that is flowing through the device whilst turned ON. These losses represent a major contribution to the overall semiconductor loss profile. The specified forward voltages of the selected IKW15N120T2 Si IGBT, and the C2M0080120D SiC MOSFET at different current and temperature levels as shown in Fig. 4 can be used to determine these conduction losses. Note that the SiC MOSFET has a significantly smaller voltage drop than the IGBT over most of the inverter's operating current range, which leads to smaller conduction losses. This is because the SiC MOSFET is an unipolar device with a resistive output characteristic. Thus, a smaller current flowing through the device will cause a smaller voltage drop according to Ohm' s law. In contrast, an IGBT is a device with a bipolar output characteristic. This results in a larger forward voltage drop, especially for low currents.
B. Switching Characteristics
In order to adequately assess the switching characteristics and hence the switching energies of the devices, their switching transitions were measured directly using the laboratory prototype shown in Fig. 5(a) , with the switching voltages measured using oscilloscope probes placed as shown in Fig. 5(b) . The current measurements were made using a Tektronix TCP305 current probe having a bandwidth of 50 MHz. The gate-emitter voltage for the IGBT and the gate-source voltage for the MOS-FET were measured using a Tektronix P220 voltage probe with a bandwidth of 200 MHz. The collector-emitter voltage for the IGBT and the drain-source voltage for the MOSFET were measured using a high voltage differential probe with a bandwidth of 50 MHz. Compensation was included into the waveform analysis procedure to allow for the specified delay times of 19 ns for the current probe and 15 ns for the differential voltage probe. Waveforms of the measured turn-on and turn-off switching transitions at 400 V and 10 A for both the Si IGBT and the SiC MOS- FET in the T-type inverter are shown in Fig. 6 , since these are the identified switching conditions for this inverter as discussed above. From these figures, it is clear that the SiC MOSFET has superior switching characteristics in terms of di/dt and dv/dt. For example, at the turn-off transition in Fig. 6(c) and (d) , the SiC MOSFET switches at almost 16 kV/μs whereas the Si IGBT switches at less than 3 kV/μs. Table III quantifies the turn-on and turn-off switching characteristics shown in Fig. 6 for the two devices. Measuring the voltage and current transitions in this way for a variety of operating conditions, such as different current levels and junction temperatures, switching energies can then be obtained by numerically integrating the product of the measured voltages and currents. Using this approach, the resulting turn-on and turn-off energies for the Si IGBT and SiC MOSFET are shown in Fig. 7 for operation at both low and high temperatures, and Table IV lists the numerical values of the applied methodology for a case temperature of 100 • C. Note that while the turn-on energy magnitudes for both the Si and SiC devices are relatively low, the Si IGBT still must dissipate more than twice the turn-on switching energy of the SiC MOSFET. From these results, it can be seen that the major benefit of the SiC MOSFET are its very low turn-off energies which appear to be almost constant over the current and temperature range of interest. In contrast, the IGBT has much larger switching energies that increase linearly with current. It is further worthy of comment that the temperature majorly influences only the turn-off energies of the Si IGBT, while hardly affecting any of the other switching energies (especially the SiC MOSFET). From these measurements, it can be seen that the turn-off switching energies of the IGBT are more than 17 times higher than those of the SiC MOSFET at a current of 3 A and more than 22 times higher at a current of 7 A. These very low SiC MOSFET switching energies are a very attractive characteristic as switching frequency is usually the limiting factor for higher frequency operation of a T-type inverter due to the large turn-off energy loss of a Si IGBT [11] .
C. Semiconductor Loss Modeling
Based on these results, a model for the semiconductor losses can now be obtained. Piecewise linear models for the IGBTs and diodes are commonly used to model conduction losses for such studies, and so are used in this work, i.e.,
where V f is the zero on-state voltage, I AV the average current, r on, IGBT the dynamic on-state resistance, and I rms the rootmean-square (rms) value of the current. Conduction losses for the diodes are obtained in a similar way, i.e., P con, Diode = V 0 I AV + r on, Diode I 2 rms (3) where V 0 is the diode' s threshold voltage and r on, Diode is the dynamic on-resistance of the diode. For the SiC MOSFET, only the on-resistance R DS(on) is used to determine the conduction losses, i.e.,
From Fig. 7 , the switching energies have a linear relationship with current and hence they can be modeled as
where a on,S 1,4 , a off ,S 1,4 , b on,S 1,4 , and b off ,S 1,4 are the curve fitting constants. i out (t) is the load current (assumed to be pure sinusoidal with an electrical angular frequency ω and a phase shift of ϕ), i.e.,
and the modulation function mod(t) is defined for a sinusoidal output in the usual way as
where M is the modulation index. The mean switching losses for S 1 and S 4 are then given by 
D. Consolidation of Device Losses Into Overall Semiconductor Losses
Using the concepts of Section III-A-C, a loss breakdown analysis for the T-type inverter with various switching devices was developed using (2)-(9). For the inverter specifications shown in Table V , the resulting loss distribution between the two semiconductor devices is shown in Fig. 8 , and identifies that the use of SiC MOSFETs for the outer switches does significantly reduce both the conduction losses and the switching losses. For example, at a switching frequency of 16 kHz, which is commonly used in unity power factor grid-tie applications, the switching losses for the IGBT alternative are 7.4 W whereas the switching losses for the SiC MOSFET alternative are only 0.9 W. This gives a switching loss reduction of more than 85% and a conduction loss reduction of almost 50%. Total semiconductor losses are therefore 20.87 W for the IGBT-based converter and 9.4 W for the SiC MOSFET-based converter. The benefits of the SiC MOSFETs become even more obvious as the switching frequency increases, for example, at a switching frequency of 32 kHz as shown in Fig. 8 .
IV. PREDICTED LOSS MODEL VALIDATION BY THERMAL MEASUREMENTS
The predicted IGBT and SiC based T-type inverter losses were then validated experimentally to confirm the modeling approach presented in Section III. This was done using thermal measurements taken from the (calibrated) heat sink used for the prototype shown in Fig. 5(a) to determine the overall experimental power stage losses, and then comparing this result with the predicted overall losses obtained by summing the individual device losses shown in Fig. 8 .
A. Heat Sink Calibration
The semiconductor devices were mounted on a common heat sink. The converter and the heat sink were then placed inside an open-ended (timber) chimney to minimize the influence of transient air flow changes caused by external disturbances, as shown in Fig. 9(a) and (c) .
Two thermocouples were used to measure the heat sink temperature T HS and the ambient temperature T amb , placed as shown in Fig. 9(b) . The temperature difference between the heat sink temperature and the ambient temperature was then obtained using
To avoid any substantial thermal influence from the gate driver circuit and the dc link capacitors (or more accurately their balancing resistors which are connected in parallel with the capacitors), the heat sink was thermally decoupled from this circuitry using a wood cutout board as shown in Fig. 9(b) . The heat sink was calibrated by passing a known dc current through three different pairs of semiconductors as shown in Fig. 10 , and measuring the overall voltage drop across these devices. The product of these dc voltages and currents is the steady-state thermal energy that was injected into the heat sink to cause the measured temperature rise. This procedure was repeated for the three different switching pairs shown in Fig. 10(a)-(c) , with the results shown in Fig. 11(a) . The test outcomes for the different switching pairs at a particular power level were averaged and the procedure repeated for different power levels to obtain the resultant (essentially linear) heat sink calibration curve shown in Fig. 11(b) , which directly relates heat sink temperature rise to overall power stage device losses.
B. Experimental Results and Discussion
Using the calibrated heat sink, the inverter as specified in Table V was operated using PD PWM according to Fig. 1(b) . Experimental waveforms of the converter inductor current i L (t), the load current i out (t), and the collector-emitter voltage V CE of S 4 operating at 1.5 kW and 16 kHz are shown in Fig. 12(a) , detailing in particular how switch S 4 commutates with V DC /2 (i.e., 400 V) when the output current is negative, but must block the full dc link voltage (i.e., 800 V) when the output current is positive. Fig. 12(c) shows the collector-emitter voltage V CE of S 3 during inverter operation at unity power factor, and verifies that during the negative fundamental half cycle, i.e., when S 3 is turned ON according to Fig. 1(b) , no hard-switched commutation losses occur in S 3 . By symmetry, the same principle applies to S 2 during the positive fundamental cycle. The total power stage semiconductor losses at any particular operating point were then determined by measuring the steady-state heat sink temperature rise using (10) , and translating this back to injected thermal power using Fig. 11(b) . Note that care must be taken with this approach to ensure that the heat sink reaches a steady-state temperature rise before each measurement is taken-for the experimental system used in this paper, approximately 60 min of operation were required at each operating condition before measuring the heat sink temperature rise. Working on the basis that the heat sink temperature rise is essentially caused only by power stage semiconductor power losses, this temperature rise measurement then identifies the total semiconductor losses of the T-type inverter at any particular operating point. Using this approach, the inverter was operated for a variety of different switching frequencies and power levels. Fig. 13(a) and (b) show the resultant match between the measured semiconductor losses and the predicted losses for the inverter operating with either IGBT or SiC MOSFET switches connecting to the outer dc link buses, where it can be seen that the match between the semiconductor loss predictions and the measured results are well within the measurement bounds of the experimental thermal measurement technique. Fig. 13(c) shows the resultant comparison between the two alternatives. Hence, the analytical prediction model developed in Section III can be used with confidence across a wide range of operating conditions. For instance, the T-type converter operating at nonunity power factors can be investigated, which will now result in switching losses in the bidirectional switching devices S 2,3 . Therefore, switching energies for the 600 V devices in the inner bidirectional path according to Table II are determined as explained in Section III, and the results are presented in Fig. 14(a) and (b) showing that the turn-on energies for the 650-V SiC MOSFET are actually slightly higher at both low and high temperatures, and that the main benefit would be gained from its much lower turn-off energies compared to the 600-V Si IGBT. The results of this investigation are shown in Fig. 14(c) and identify that among the active switching devices utilized in the T-type inverter, the switching losses in the 600-V Si IGBTs in the bidirectional path are so much lower compared to the 1200-V Si IGBT connecting to the dc bus, such that an upgrade from a 600-V Si IGBT to a fast switching device (whether it may be a WBG device or a switching loss optimized Si-based device) does not offer a significant benefit in terms of switching loss reduction when operating at or near unity power factor, particularly with the current prices for these devices as indicated in Table II .
V. POTENTIAL BENEFITS OF SIC MOSFETS IN T-TYPE INVERTER
The potential benefits of replacing only the outer switches of a T-type inverter with SiC MOSFETs can clearly be seen from Fig. 13(c) , which shows that when using SiC MOSFETs, the overall semiconductor losses can be decreased by more than 50% at a switching frequency of 16 kHz, and considerably more as the switching frequency increases to 32 kHz. From these results, four options for re-designing a T-type inverter using SiC switching devices in this way can immediately be considered.
A) For a given inverter, retain its electrical design and use the increased overall efficiency to reduce the thermal stress. B) Reduce the heat sink requirement to reduce the converter volume. C) Increase the power rating of the inverter for the same heat sink design in order to increase its power density. D) Increase the inverter switching frequency, with a consequential reduction in filter component sizes.
A. Efficiency Improvements
Semiconductor losses directly influence overall inverter efficiency across the entire operating range of the inverter. As identified in Section III, the SiC MOSFET has a resistive output behavior and hence a low voltage drop at low currents (light load) which leads to small conduction losses under these conditions. In contrast, an IGBT has a bipolar output characteristic and hence a rather constant voltage drop at low currents. Therefore, just replacing S 1 and S 4 with SiC devices instead of IGBT devices will reduce the overall semiconductor losses as shown in Fig. 13 , and consequently improve inverter efficiency (particularly under light load conditions). Neglecting passive component losses (which will remain essentially unchanged for either switching device), Fig. 15(a) shows this improved inverter efficiency at a switching frequency of 16 kHz as the output power varies, with more than 1% improvement achieved when using the SiC devices at light loads. Fig. 15(b) and (c) show the corresponding reduction in device case and heat sink temperature that is achieved when using SiC devices with the same heat sink design.
B. Reduced Cooling Effort
The increased efficiencies can be used to determine the cooling effort reduction and thereby consequently reducing the heat sink volume. Fig. 16(a) shows a representation of several naturally cooled heat sinks, with their volume plotted against the thermal resistance. In this paper, the initial heat sink has a thermal resistance of 1.25 K/W with a volume of 405 cm 3 , and the thermal resistance is increased up to 2 K/W. A direct size comparison of the two heat sinks used in this study is shown in Fig. 16(b) , with a thermal imaging of the corresponding device case temperatures operating at 1.5 kW presented in Fig. 16(c) . In particular, the heat sink volume is reduced by more than 60% still ensuring safe thermal operation of all devices directly linking to increased inverter life expectancy at a smaller system volume.
C. Power Rating Improvements
As it has been pointed out in this paper, the dc bus connecting switching devices S 1 and S 4 represent the major loss contributor in overall device losses, thus they are a major limiting factor for the achievable converter output power. The loss reduction benefits of using SiC devices could therefore be used to increase the power rating of a given inverter, by increasing the available output power for the same cooling effort. Fig. 17(a) illustrates this potential by identifying that the output power can be increased from 1.5 kW using Si devices up to 2.5 kW using SiC devices for the same total semiconductor losses at a switching frequency of 16 kHz. For the particular inverter system investigated in this paper, this achieves an inverter power rating increase of more than 60%, still ensuring all semiconductor devices operating within the thermal limits of 80
• C as shown in Fig. 17(b) .
D. Increased Switching Frequencies
Finally, using the semiconductor loss modeling concepts presented in this paper, the inverter switching frequency when using SiC devices has been increased until the SiC semiconductor losses are the same as the Si semiconductor losses. The results are demonstrated in Fig. 18(a) , and show that for an output power of 1.5 kW, the switching frequency can be increased up to 192 kHz before this balance point is reached. This represents a 12 fold increase in switching frequency for the same losses. Such an increase in switching frequency can reduce the size of the filter inductance according to [33] 
following the conventional approach of limiting the inductor ripple current to 20% of the peak load currentÎ. The results of this investigation are presented in Fig. 18(b) showing a reduction from initially 1.7 mH down to less than 140 μH which consequently reduces the inductor storage requirement. It must be kept in mind, though, that several tradeoffs have to be made in the inductor design such as material-dependent core losses, dc and ac copper losses, and window utilization area which all affect the effective inductor volume, and that an optimized inductor considering all these parameters is beyond the scope of this paper. Nevertheless, using core materials recommended for the operating frequency of interest in this paper, Fig. 18(c) shows that the increase in switching frequency can have a significant effect on the magnetic core volume. For the considered cases, the magnetic core volume of initially 73 cm 3 when operating at 16 kHz can be reduced down to 24 cm 3 when increasing to a switching frequency of 192 kHz. A direct comparison for the two final inductors at low and high switching frequencies (the inductor for 16 kHz uses a thicker conductor attempting to reduce the expected dominant dc copper losses while the inductor for 192 kHz operation is designed with a minimum layer structure to reduce the ac resistance by reducing the layer-to-layer winding resistance) is shown in Fig. 19(a) , detailing an effective inductor volume reduction from 339 cm 3 down to 124 cm 3 . This consequently results in an inductor weight reduction; in this work from 950 g down to 174 g. A thermal imaging of the semiconductor device cases operating at 192 kHz is presented in Fig. 19(b) highlighting that the switching frequency can be significantly increased with an upgrade of only two semiconductor devices to SiC. Note that, although there are essentially no hard-switched commutation losses in the inner bidirectional switches S 2,3 when the converter operates at unity power factor, there are still capacitive switching losses present due to a charge and discharge of the output capacitance, which becomes more visible at increased switching frequencies. Nevertheless, all devices (i.e., also the 600-V Si IGBTs) stay well within their thermal limits when the converter operates at a 12 fold increase in switching frequency.
VI. CONCLUSION
This paper has presented the results of an investigation into the benefits of using SiC MOSFETs in a three-level T-type inverter. The challenge of measuring semiconductor losses within converter operating context, and thus validating established semiconductor loss models, has been addressed in this paper by presenting an alternative methodology of using thermal measurements taken from an experimentally calibrated heat sink at different power levels and switching frequencies for both Si and SiC based inverters. With the results of the thermal investigation, the major benefit of replacing the Si IGBT switching devices with SiC FETs for only two out of four total semiconductor switching devices per phase leg is verified when operating at or near unity power factor. With the substitution of only the dc bus connecting switching devices, the use of SiC MOSFETs can reduce the semiconductor losses by more than 50% for similar rated devices operating under the same load conditions and switching frequency. Such a loss reduction gain offers several design opportunities. First, if the inverter design specifications are kept the same, the reduced semiconductor losses can increase the overall inverter efficiency. Alternatively, if the switching frequency is kept the same as for an IGBT-based inverter, the output power can be increased by up to 66% for the same semiconductor losses. Finally, taking advantage of the superior switching characteristics of the SiC MOSFETs, the switching frequency can be increased by a factor of 12 while still achieving the same semiconductor losses as for an IGBT-based inverter.
Of course, it must be kept in mind that that the analysis presented here has only considered semiconductor losses for similarly rated devices, and there are many other factors such as device costs, passive filter components, and packaging that must be taken into account when designing a complete inverter system. Nevertheless, the substantial loss benefits offered by the simple substitution of only two active switches per phase leg for the T-type converter, and the relatively low cost implication of this substitution compared to the overall inverter cost, make it an attractive alternative to consider for this inverter topology.
